Advanced Analog Integrated Circuits

Operational Transconductance Amplifier II Multi-Stage Designs

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

Voltage Gain



Power Dissipation



Frequency Compensation

- Cascaded amplifiers
 - Each stage contributes a pole
 - Stability: only one "dominant pole" ($f_p < f_u$ of T(s))
 - Ensuring this is called "compensation"
- Main compensation techniques
 - Narrowbanding
 - Feedback zero
 - Miller
 - Feedforward

Narrowbanding



Feedback Zero





- LHP zero adds "lead"
- Closed-loop response modified above zero
- Compensation only marginally reduces bandwidth



Ref: Feedback, Op Amps and Compensation, AN 9415.3, Intersil, Nov. 1996.

Miller Compensation



Intuitive Appreciation of Pole Splitting



• Capacitive feedback splits the poles

Compensated a(s)



Bandwidth Comparison



Advanced Analog Integrated Circuits

Miller Zero

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

Root Locus - Zero



Bode Plot



Intuitive Appreciation of Zero



Mitigating Impact of Zero

Key: un laboral feedback weg." SF - Khæje Coup - Mulling resistor

Nulling Resistor



$$T(s) = T_o \frac{1 - sC_c \left(\frac{1}{g_{m2}} - R_z\right)}{\left(1 - \frac{s}{p_1}\right) \left(1 - \frac{s}{p_2}\right) \left(1 - \frac{s}{p_3}\right)}$$

- R_z can be used to "tune" the zero
- Poles p_1 and p_2 unchanged
- Additional pole $p_3 \cong -\frac{1}{R_z C_1}$

Choices for R_z



Ahuja Compensation



[Ahuja, IEEE JSSC, 12/1983]

$$p_{1} \approx -\frac{1}{(1+g_{m2}R_{2})R_{1}C_{c}} \approx -\frac{g_{m1}}{a_{v0}C_{c}}$$

$$p_{2} \approx -\frac{g_{m2}}{C_{c}+C_{2}}\frac{C_{c}}{C_{1}}$$

$$= p_{2}^{*}\frac{C_{2}}{C_{c}+C_{2}}\frac{C_{c}}{C_{1}}$$
usually >1

- No zero (ideal cascode)
- p_2 at higher frequency
- Translates into smaller C_c for given C₂
- Problems:
 - Current I_2 (extra power)
 - Mismatch (in *I*₂ sources) causes offset
 - I_2 limits slew rate

Ribner Variant



[[]Ribner, IEEE JSSC, 12/1984]

- Uses 1st stage cascode to make feedback unilateral
- No extra power or slewing limitation
- 3rd order response
 - very challenging design problem

Noise Analysis



- For full treatment, see
- A. Dastgheib and B. Murmann, "Calculation of total integrated noise in analog circuits," IEEE TCAS I, Nov. 2008, pp. 2988-93.

Advanced Analog Integrated Circuits

Design Example

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

Design Example



Specification

Closed-loop gain (magnitude):	$A_{vo} := 2$	
Settling time:	t _s := 2ns	$\mathbf{f}_{s_max} := \frac{1}{2 \cdot \mathbf{t}_s} = 250 \cdot \mathrm{MHz}$
Dynamic settling accuracy:	$\varepsilon_{d} := 0.02\%$	-
Dynamic range at output:	$DR := 10^{6.5}$	$10 \cdot \log(DR) = 65$ dB
Sampling capacitance:	$C_s := 2pF$	
Load capacitance:	$C_{L} := \frac{C_{s}}{A_{vo}} = 1 pF$	
Supply voltage:	$V_{dd} := 1.8V$	
Zero mitigation:	$R_z = \frac{1}{g_{m2}}$	
Power:	minimum	

Unknowns

- Topology
- Device parameters:
 - $\mathsf{M}_1: g_{m1}, V_1^*, f_{T1} \implies I_{D1}, L_1, W_1$
 - $M_2: g_{m2}, V_2^*, f_{T2} \implies I_{D2}, L_2, W_2$
- Compensation capacitance, C_c
- Noise excess factors, α_1 , α_2
- Output voltage range

Structural Parameters

• Guess (and iterate):

M1 channel lenght:	$L_1 := 250nm$
M2 channel length:	L ₂ := 250nm
Available output voltage range:	$V_{opp} := V_{dd} - 300 mV = 1.5 V$
OTA noise factor (topology & bias):	$\alpha_1 := 2$ $\alpha_2 := 2$
C _{gg1} as a fraction of Cs+Cf:	r _{gg1} := 1
C _{gg2} as a fraction of C _{Ltot} :	r _{gg2} := 1

• Now calculate remaining design parameters ...

Gain and Feedback Factor

Feedback capacitance:
$$C_f := \frac{C_s}{A_{vo}}$$
 $C_f = 1 \cdot pF$ M1 gate capacitance (guess): $C_{gg1} := r_{gg1} \cdot (C_s + C_f)$ $C_{gg1} = 3 \cdot pF$ Feedback factor: $\beta := \frac{C_f}{C_f + C_s + C_{gg1}}$ $\beta = 0.167$ Total load capacitance: $C_{Ltot} := C_L + (1 - \beta) \cdot C_f$

Dynamic Range



Settling

Settling time (single pole, no slewing):

$$\mathbf{t}_{\mathrm{s}} = -0.7 \cdot \mathbf{\tau} \cdot \ln(\varepsilon_{\mathrm{d}})$$

Settling time constant:

Settling time constant:

Transconductance of M1:

Nondominant pole (~73 deg PM):

Gate capacitance of M2 (guess):

Transconductance of M2:

$$\tau := \frac{-t_s}{0.7 \cdot \ln(\varepsilon_d)} = 335.456 \cdot ps$$

$$\tau = \frac{C_c}{\beta \cdot g_{m1}} \qquad \qquad \omega_u := \frac{1}{\tau} = 474.444 \cdot MHz \cdot 2\pi$$

$$g_{m1} := \frac{C_c}{\beta \cdot \tau} = 17.886 \cdot mS$$

$$\omega_{p2} := 3.3 \cdot \omega_u = 1.566 \text{ GHz} \cdot 2\pi$$

$$C_{gg2} := r_{gg2} \cdot C_{Ltot} = 1.833 \text{ pF}$$

$$g_{m2} := \omega_{p2} \cdot \left[C_{Ltot} \cdot \left(1 + \frac{C_{gg2}}{C_c} \right) + C_{gg2} \right] = 69.135 \, \text{mS}$$

Power Dissipation

Cutoff frequency of M1: Cutoff frequency of M2: M1 power efficiency (lookup): M2 power efficiency (lookup): M1 drain current: M2 drain current: Power dissipation:

$$\begin{split} \omega_{T1} &:= \frac{g_{m1}}{C_{gg1}} = 0.949 \, \text{GHz} \cdot 2\pi \\ \omega_{T2} &:= \frac{g_{m2}}{C_{gg2}} = 6.002 \, \text{GHz} \cdot 2\pi \\ \text{Close to weak inversion:} \\ \text{V}_{1\text{star}} &:= 85\text{mV} \quad \longleftarrow \quad \text{increase } L_1 \text{ (higher gain)} \\ \text{v}_{2\text{star}} &:= 120\text{mV} \\ \text{I}_{d1} &:= 0.5 \cdot \text{V}_{1\text{star}} \cdot \text{g}_{m1} = 760.159 \, \mu\text{A} \\ \text{I}_{d2} &:= 0.5 \cdot \text{V}_{2\text{star}} \cdot \text{g}_{m2} = 4.148 \, \text{mA} \\ \text{P}_t &:= \text{V}_{dd} \cdot (\text{I}_{d1} + \text{I}_{d2}) = 8.835 \, \text{mW} \end{split}$$

Iteration: $r_{gg1} = 0.1$

Cutoff frequency of M1:	$\omega_{\text{T1}} \coloneqq \frac{g_{\text{m1}}}{C_{\text{gg1}}} = 5.219 \text{GHz} \cdot 2\pi$
Cutoff frequency of M2:	$\omega_{\text{T2}} \coloneqq \frac{g_{\text{m2}}}{C_{\text{gg2}}} = 5.788 \text{GHz} \cdot 2\pi$
M1 power efficiency (lookup):	$V_{1star} := 120mV$
M2 power efficiency (lookup):	$V_{2star} := 120 mV$
M1 drain current:	$I_{\text{d1}} \coloneqq 0.5 + V_{1\text{star}} + g_{m1} = 590.241 \mu A$
M2 drain current:	$I_{d2} := 0.5 \cdot V_{2star} \cdot g_{m2} = 3.703 \text{mA}$
Power dissipation:	$\mathbf{P}_{t} := \mathbf{V}_{dd} \cdot \left(\mathbf{I}_{d1} + \mathbf{I}_{d2}\right) = 7.728 \mathrm{mW}$
	†

was 8.8 mW

Sanity Check: Single Gain Stage

$$\begin{aligned} \tau_{1} &:= \frac{-0.7 \cdot t_{s}}{\ln(\varepsilon_{d})} = 164.373 \text{ ps} \\ g_{m} &:= \frac{C_{Ltot}}{\beta \cdot \tau_{1}} = 34.069 \text{ mS} \\ C_{gg} &:= 0.5 \cdot (C_{s} + C_{f}) = 1.5 \text{ pF} \\ L_{d} &:= 0.5 \cdot g_{m} \cdot V_{star} = 1.703 \text{ mA} \end{aligned}$$

- About half the power of 2-stage
 - Provided gain & dynamic range can be met
 - Practical "lower bound"

Finalize Design

- Iterate over all parameters (use Matlab "lookup")
- Estimate and add extrinsic capacitances
- Other design elements
 - Static settling error
 - Slewing
 - Biasing
 - Device geometry
 - Corners
 - Layout ...

Advanced Analog Integrated Circuits

Special OTA Topologies

Bernhard E. Boser University of California, Berkeley <u>boser@eecs.berkeley.edu</u>

Copyright © 2016 by Bernhard Boser

Nested Miller Compensation



Ref: R. Eschauzier et al, "A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure", IEEE JSSC, Dec. 1992, pp. 1709-1717.

Settling Behavior

- Very challenging design problem
- Accurate and fast settling (nearly?) impossible
- Good choice for broad-band, high gain & other situations that do not require fast settling



Ref: Nguyen & Murmann, "The Design of Fast-Settling Three-Stage Amplifiers Using the Open-Loop Damping Factor as a Design Parameter", IEEE TCAS I, June 2010, pp. 1244-54.

35

Feedforward OTA



Ref: Shibata et al, "A DC-to-1 GHz Tunable RF $\Delta\Sigma$ ADC Achieving DR=74dB and BW=150MHz at f_o=450MHz Using 550 mW", JSSC 12/2012, pp. 2888-97.